Abstract-Timing optimization is a critical component of deep submicrometer design and buffer insertion is an essential technique for achieving timing closure. This work studies buffer insertion under the constraint that the buffers either: 1) avoid blockages or 2) are contained within preassigned buffer bay regions. We propose a general Steiner-tree formulation to drive this application and present a maze-routing-based heuristic that either avoids blockages or finds buffer bays. We show that the combination of our Steiner-tree optimization with leading-edge buffer-insertion techniques leads to effective solutions on industry designs.
I. INTRODUCTION
It is now widely accepted that interconnect is becoming increasingly dominant over transistor and logic performance in the deep submicrometer regime. Buffer insertion is now a fundamental technology used in modern very large scale integration (VLSI) design methodologies (see Cong et al. [6] for a survey). Cong [5] illustrates that as gate delays decrease with increasing chip dimensions, the number of buffers required quickly rises. He expects that close to 800 000 buffers will be required for 50-nm technologies. It is critical to automate the entire interconnect optimization process to efficiently achieve timing closure.
Several works have studied the problem of inserting buffers to reduce the delay on signal nets. Closed-form solutions have been proposed in [1] , [3] , [4] , and [7] . Van Ginneken's dynamic programming algorithm [21] has become a classic in the field. His algorithm finds the optimal buffer placement under the Elmore delay model for a single buffer type and simple gate delay model. Several extensions to this work have been proposed (e.g., [2] , [14] - [16] , and [19] ). All of these works (except for [16] and [19] ) assume that a Steiner tree is given and that buffers must be placed along the Steiner wires. The works of [16] , [19] simultaneously route the tree during buffer insertion but do not consider blockages.
When attempting to insert buffers into a hierarchical design, buffers may not be placed on top of preexisting macros; these regions are called blockages. If the existing Steiner tree has been routed almost entirely over blockages, then any buffer insertion algorithm that uses the routing topology will fail to find a solution. Fig. 1(a) shows an example two-pin net whose route runs over a large blockage, thereby making buffer insertion infeasible. If one reroutes the tree as in Fig. 1(b) , then buffers can be inserted, albeit with an additional wire-length cost. In this methodology, the Steiner tree serves as a guide for buffer insertion, but does not necessarily represent the final route. The actual routing can be performed after buffer insertion. Fig. 1(c) shows how the global router may reroute the newly created nets while considering delay, noise, congestion, etc. Without this final step, the regions of the chip without blockages could become unnecessarily congested with interconnect. Fig. 2 illustrates an example where the Steiner tree construction for the best buffered tree avoids some, but not all, of the blockages. In Fig. 2(a) , the existing route is completely blocked for buffering, while in Fig. 2(b) , the rerouted tree avoids all blockage, allowing buffers to be inserted. However, the most efficient solution is shown in Fig. 2(c) , which avoids only some of the blockage.
The problem of buffer insertion in the presence of blockage constraints has been recently addressed in [12] and [22] . Hu and Sapatnekar [12] optimize the routing tree topology and inserts buffers simultaneously. While it obeys blockage constraints, the method makes no effort to avoid blockages. Like our proposed approach, Zhou et al. [22] allows routing over some blockages while avoiding others. Their algorithm uses maze routing and dynamic programming techniques to find the buffered path with minimum delay (while obeying blockage constraints). However, the algorithm is only applicable to two-pin nets.
In some design methodologies, it may be suitable to preallocate space for buffers during floorplanning rather than trying to squeeze buffers between large blocks during physical design, which can cause both logical and wiring congestion. We call these preallocated regions buffer bays. For this methodology, the entire layout area is viewed as blockage except for the buffer bays. Fig. 3(a) shows an example of a two-pin net that does not cross any buffer bays and is thus totally blocked from buffer insertion. By rerouting the tree through a buffer bay [see Fig. 3(b) ], buffers can be suitably inserted [see Fig. 3(c) ].
We make the following contributions. 1) We propose a general Steiner-tree problem formulation for buffer insertion with either blockage or buffer bay constraints. up a subpath of an existing Steiner tree and uses maze routing to reconnect the two remaining subtrees. 3) We employ a customized grid graph and sparsify it appropriately so that it can accommodate an efficient solution search without significantly altering the quality of the results. We also utilize a branch-and-bound technique to further improve computational efficiency. 4) We show that for real industry designs, our Steiner-tree heuristic, when used with an effective buffer insertion algorithm, results in more effective solutions than a Steiner-tree heuristic that does not account for blockages.
In contrast to the works of [12] , [19] , and [22] , which simultaneously insert buffers during routing, we first construct the Steiner tree and then insert buffers. The simultaneous approach is arguably superior considering that one cannot design the best tree until the buffer locations are known. However, the simultaneous operations of tree construction and buffer insertion necessitate that the buffering component be somewhat simplistic. The buffer insertion tool that we adopt has a wide user base and several features. It can: 1) utilize a library of inverting and noninverting buffers [15] ; 2) simultaneously fix noise, slew, and capacitance violations; 3) incorporate higher order gate and interconnect delay models [2] ; 4) trade off the number of buffers inserted with solution quality; 5) simultaneously perform wire sizing; and 6) conform to the net's hierarchical structure. It is neither prudent nor necessarily feasible to integrate a simultaneous Steiner-tree construction while maintaining both the features and performance of the tool as it currently exists.
II. PROBLEM FORMULATION
Given a unique source so and a set of sinks SI, a rectilinear Steiner tree (RST) T (V; E) is a spanning tree in the rectilinear plane that connects every node in V = fsog [ SI [ W , where W is a set of additional nodes. W typically includes two types of nodes: 1) internal Steiner nodes of degree three or four, denoted by the set IN, and 2) corner nodes of degree two that connect a horizontal and vertical edge, denoted by the set CO. We define a third node type contained in W : a boundary node, belonging to the set BY , has degree two, an incident edge lying over blockage, and an incident lying in a blockage-free region. For example, the RST in Fig. 4 shows a Steiner tree with source so = s and sinks SI = fd; i; kg. All other nodes are in W with b 2 IN, g; j 2 CO, and a; c; e; f; h 2 BY . Every tree T can be uniquely decomposed into a set of two-paths, e.g., the tree in Fig. 4 can be decomposed into four two-paths: p(s; b), p(b; d), p(b; i), and p(i; k).
A rectangle r has a unique bounding box (x1; y1); (x2; y2), where x 1 x 2 and y 1 y 2 . Given a set of nonoverlapping rectangles B (e.g., B can represent the blockage map), an edge e 2 E is said to be inside B (denoted by e 2 B) if there exists a rectangle r 2 B such that both endpoints of e lie inside the bounding box of r. Let l e denote the length of edge e. Our problem formulation is as follows. Dual Region RST Problem: Given a parameter , a source so, a set of sinks SI, and a set of rectangles B, construct a Steiner tree
(1)
The parameter represents the penalty factor for routing over a rectangle. Our problem is NP-complete by reduction to the rectilinear minimal Steiner-tree problem (achieved by setting = 0). Observe that cost(T (V; E)) can be expressed as the sum of the costs of all two-paths in T , where the cost of a two-path is given by is lower cost. The appropriate value for depends on the technology, though we empirically observe that = 1 works well.
An advantage of this cost function is that it can be used to handle both buffer bays and blockages. If B represents a blockage map, then using > 0 achieves additional penalty for routing over blockage. If B represents a set of buffer bays, then routing over rectangles in B should actually reduce the cost function. Choosing to lie between 01 and 0 achieves this effect. For example, if = 0(1=2), then the cost of routing outside a buffer bay is twice that of routing inside a buffer bay.
Equation (1) is just one possible objective function. One could also incorporate, e.g., the maximum length over all subpaths that intersect blockage, the scaled sum of the squared lengths of these subpaths, or actual path delays into the objective. More sophisticated objectives may be better suited for buffer insertion, but may also be more difficult to incorporate into an optimization algorithm.
III. GRID GRAPH CONSTRUCTION
Our Steiner-tree heuristic is based on maze routing, which is appealing since it can handle multiple cost functions. Maze routing approaches have been used elsewhere in recent Steiner constructions, e.g., [11] and [22] , but it may be inefficient since it may search over numerous locations, many of which do not lead to worthwhile solutions.
A fundamental notion in maze routing is the concept of a grid graph G(VG; EG). and edges E G = f((x i ; y); (x i+1 ; y))j1 i < jXj; y 2 Y g [ f((x; yi); (x; yi+1))j1 i < jY j; x 2 X g.
In most maze routing applications, a uniform grid graph is typically utilized, which forces the algorithm to spend an equal amount of time searching each part of the grid. For our application, this is wasteful due to the nonuniform distributions of sinks and rectangles. Instead, we propose a nonuniform grid graph, which allows high-density channels in difficult routing areas and low density channels elsewhere. Assume that some low-cost RST T has already been computed over fsog[SI.
Our grid graph is a superset of the Hanan grid [9] for T .
If the rectangles represent blockages, we require that no buffer can be placed within a distance of less than M units from a blockage, where the value of M is half the width (or height if greater than width) of the largest buffer. Therefore, we add routes that surround each rectangle by this prescribed offset parameter M , as shown in Fig. 5 . Similarly, if the rectangles represent buffer bays, the offsets are added internally to each region, allowing sufficient room for buffers.
We construct a grid graph according to the procedure shown in Fig. 6 . Step 1 initializes sets X and Y to be empty and Step 2 adds the coordinates of each tree node into X and Y .
Step 3 adds the coordinates of the blockages and Steps 4-5 construct the grid graph induced by X and Y . Finally, Step 6 sets the attribute blocked(e) for each edge e in G. If e overlaps with a blockage in B or does not overlap with a buffer bay in B , then the attribute is set to true; otherwise, it is set to f alse. We refer to this grid graph as the extended Hanan grid (EHG). An example grid graph constructed from a three-pin net and a single blockage is Fig. 7 . Grid graph constructed according to the Grid_graph procedure in Fig. 6 for an example three-pin net and a single rectangular blockage.
shown in Fig. 7 . Note that the EHG uniquely depends on the net being optimized, i.e., the Steiner-tree heuristic is carried out only on its own customized grid graph.
Since the EHG may be sparse in some regions, a natural question to ask is whether any loss in optimality is incurred by considering only tracks on the EHG and neglecting the large spaces off the EHG. It can be shown that a minimum cost two-path, which connects two disjoint subtrees that are embedded on the EHG, also lies on the EHG. Consequently, it is reasonable to restrict the solution search to the EHG.
IV. ALGORITHM DESCRIPTION

A. Overview
Our algorithm first decomposes the existing Steiner tree into disjoint two-paths and computes the cost for each two-path. It then iteratively chooses a poorly routed two-path, removes it, and reroutes it. The two-path with the highest cost is not necessarily the most poorly routed path, as the highest cost path could simply be a very long path. We identify the most poorly routed two-path as the one that maximizes cost(p(u; v))=l p(u; v) . Such a two-path has the highest ratio of wire length routed over blockage to total wire length. This high ratio indicates a high likelihood of improvement by rerouting the two-path.
A complete description of the algorithm is given in Fig. 8 .
Step 1 computes the underlying grid graph for T and B .
Step 2 finds the set of all two-paths and Steps 3 and 4 iterate through these two-paths, each time picking the one with the highest overlap cost. The selected two-path is removed in step 5, which induces two subtrees T s and T t .
Step 6 performs the maze routing which returns a minimum cost two-path between Ts and Tt and Step 7 reconnects the tree using this two-path. We now explain the maze routing performed in Step 6. 
B. Maze Routing
The path reconnecting two subtrees is found via maze routing. The original maze routing algorithm [17] runs on a grid graph and makes point-to-point connections. Each grid edge has an assigned cost, e.g., length for unblocked and infinity for blocked edges. Maze routing is equivalent to Dijkstra's shortest path algorithm [8] applied on the grid graph. The source node is initially assigned zero cost, then wave expansion proceeds out from the source, labeling intermediate grid nodes until the target node is reached. The grid node labels indicate the routing cost from the source. For a linear cost function, maze routing guarantees the least cost path for connecting two points. The primary variation of our version of maze routing is that we seek lowest cost path between subtrees as opposed to unique points. This is accomplished by initially assigning zero cost labels to nodes in the source tree and stopping when any node in the target tree is reached.
The complete procedure is shown in Fig. 9 .
Step 1 initializes three arrays, label, visited, and parent for each node in the grid graph. The label(v) value is the cost of the best path from a node in T s to v, the visited(v) value indicates whether v has been explored, and parent(v) is stores the best path to v.
Step 2 initializes the labels of all nodes in T s to zero and puts them into a priority queue Q. Steps 3-7 search the grid graph by iteratively deleting the node v with smallest label from Q and exploring that node. Each neighbor node u of v is explored in Steps 5-6, and the label for u is updated according to length of edge (u; v) and whether edge (u; v) is blocked. If the new label, corresponding to a path to u through v, is less than the previous label, the label is updated and v becomes the parent for u. Steps 8-9 find the node with the smallest label in the target tree and uncover the path back to the source tree by following the parent data structure.
C. Complexity Analysis
Given a tree T (V; E) and a set of rectangles B , let n = jV j and k = jBj. The size of the grid graph is O ((n + k) 2 ), so the procedure Maze_routing has complexity O((n + k) 2 log (n + k)). The number of times this procedure is called is bounded by O(n), which means the complexity for the entire algorithm is O(n(n + k) 2 log (n + k)).
V. IMPROVING EFFICIENCY
The high time complexity of the algorithm suggests that one can speed up the algorithm without necessarily sacrificing solution quality. We have employed two speedup techniques, a sparsified grid graph construction and branch-and-bound maze routing, that together improve runtimes by more than a factor of ten.
A. Sparsified Grid Graph
When jBj is large, the induced grid graph can be dense. Nearby rectangles that do not precisely line up can cause several edges in the grid graph to be extremely close together. A routing tree construction could arbitrarily choose any of these edges and produce essentially the same tree. A track is a set of edges all with the same x or y coordinate. Given a step size, such as 0.1 mm, two parallel tracks are called redundant if they are closer than the step size and if at least one of them does not intersect a net pin (source or sink). Given two redundant tracks a and b, if track a intersects a net pin while b does not, we remove track b. If neither a nor b intersects a net pin, then one track is arbitrarily chosen for removal. Note that the resulting grid graph is always less dense than the original EHG. Fig. 10 shows an example of a grid graph (a) before and (b) after sparsification. The pairs of tracks given by coordinates x 1 and x 2 and by y 3 and y 4 are redundant. Since x 1 intersects the source, x 2 is removed. Neither y3 or y4 intersect a net pin, so y4 is randomly removed.
The second sparsification technique severs some tracks that span the entire grid graph. For example, in Fig. 10(a) , the track y 7 is induced by the upper border of the rectangle representing blockage A. Thus, a routing path that uses track y 7 results from avoiding blockage A. When the path hits B , it may either overlap or circumvent B . If the routing cost according to (2) of circumventing B is less than the cost of overlapping B , then we say the corresponding track is severable. In Fig. 10(a) , the bold part of track y 7 that firsts hits the blockage B (b) can be removed. These techniques reduce the number of grid nodes from (a) 64 to (b) 46.
B. Branch-and-Bound Maze Routing
When expanding the lowest cost node, maze routing cannot distinguish between good and bad global directions. The expansion may proceed in a direction completely opposite the target subtree, which wastes significant computation time. Branch-and-bound techniques can prevent some unnecessary expansions.
Recall Steps 3-7 of Fig. 8 , which iteratively delete and then reconstruct two-paths. The two-path p(u; v) removed in Step 5 has cost(p(u; v)), which is also an upper bound for the cost of the new two-path. Let upCost denote this value. After Step 4 of Fig. 9 , one can compare label(v) to upCost to determine if node v is worth expanding. If label(v) > upCost, then the cost of the path from Ts to v is already higher than the cost of the original two-path, which makes expanding v unnecessary. Whenever a node v 2 T t is reached, the upCost value is updated by replacing its value with label(v) if label(v) < upCost.
The bound can be made even tighter by incoporating a lower bound on the cost of the remaining routing from v to Tt . Let dist(v; Tt) be the Manhattan distance from v to the bounding box of T t (which can be computed in constant time). 1 Now the test of whether to expand node v becomes label(v) + dist(v; Tt) < upCost. If this test fails, node v is not worth further exploration and Step 7 of Fig. 9 is skipped.
Note that this speedup is similar to A 3 search [18] in utilizing an estimated cost from a wavefront node to a target. However, in A 3 search, this estimated cost is augmented to define node priority in wavefront expansion as opposed to our use as a cost bound.
VI. EXPERIMENTS
We performed experiments on three designs. Test 1 is a small handcrafted test obtained from [20] , Test 2 is a large macro block and Test 3 is a hierarchical microprocessor design. The comparisons that follow are made between two algorithms: 1) a Steiner minimal tree (SMT) algorithm, which is used for net analysis within an industrial physical design tool suite, 2) BBB, our proposed algorithm.
Note that comparisons with works which perform simultaneous buffer insertion and routing tree construction such as [16] and [19] are inappropriate since they do not consider blockage. The work of [22] attacks the right problem space, but it can only be applied to two-pin nets. All runtimes are reported in seconds for an IBM RS6000/595 processor with 512-MB of random access memory.
A. Additional Routing Cost
Our first experiment measures the additional wire length induced by BBB above and beyond that of SMT. Since BBB is aware of blockage constraints while SMT is not, BBB should naturally increase total wire 1 If < 0, then (1 + )dist(v; T ) is the lower bound. TEST 1 length while decreasing the wire length overlapping blockages. Tables I  and II present these results for Test 1 and Test 2, respectively. For Test 1, SMT and BBB were on 23 nets with seven random blockages inserted and on 30 other nets with seven random buffer bays inserted. The number of blockages or bays actually used by the BBB grid graph ranges from two to seven for all nets. The results were averaged over all nets and are summarized in Table I . The average wire length increases by only 1.8% for blockages and 2.2% for buffer bays, which indicates that BBB is almost as effective as SMT for construction a low wire-length Steiner tree. However, the total wire length in blocked regions was reduced by 63.5% for blockages and 52.7% for buffer bays by BBB. The average central processing unit time to run BBB on a net was less than 0.2 s for both blockages and bays.
For Test 2, we examined 16 timing critical nets that had differentiating characteristics (e.g., we avoided picking two nets that were different strands for the same datapath) and ran both SMT and BBB with the 54 blockages that were present in the design. Table II presents the results. We observe that BBB results in an average of 2.5% higher than SMT while reducing blocked wire length by 33.3%. The results vary widely for different nets. For example, reduction in blocked wire length for age length net7, net10, and net11 are limited because the majority of the pins actually lie within blockage.
B. Delay Comparisons with Buffer Insertion
To assess the utility of BBB versus SMT trees, buffer insertion must be performed after routing. The next set of experiments were performed on a net by net basis with the following methodology: 1) compute the SMT tree for the net; 2) compute the delays to each sink, then compute the slack to the most critical sink based on the required arrival times supplied by the static timing analyzer; 3) run BBB rerouting; 4) perform buffer insertion; 5) recompute the slack to the most critical sink.
Let 1slack denote the difference between this slack and the slack computed in Step 2. Skipping Step 3 of this methodology yields buffer insertion with the SMT algorithm while including Step 3 yields results for the BBB algorithm.
Average results for Test 1 are presented in Table III with 1slack values given in picoseconds. Observe that BBB utilizes more buffers than SMT (2.9 versus 2.2 for blockage and 2.3 versus 1.9 for bays) since BBB offers more potential locations for buffers. BBB trees also reduced slack by an additional 337 (768) ps over SMT trees for blockage (bay) mode.
Table IV presents the same experiments for the 16 nets from Test 2. For the net-by-net comparisons, we first took the SMT solution, which yielded the best value for 1slack, then compared it against the BBB solution with the same number of buffers. Thus, each row in Table IV uses the same number of inserted buffers. Overall, SMT trees resulted in an average slack improvement of 519.4 ps as compared to 694.6 ps for BBB. The runtimes reported are for the combination of BBB plus the buffer insertion step. By comparing these runtimes to those reported for BBB alone in Table II , we see that the runtimes of BBB do not dominate the buffer insertion runtimes. Since buffer insertion is applied TABLE II  ROUTING COSTS OF SMT VERSUS BBB FOR TEST 2   TABLE III  EXPERIMENTAL RESULTS ON AVERAGE SLACK IMPROVEMENTS FOR TEST 1   TABLE IV  EXPERIMENTAL RESULTS ON SLACK IMPROVEMENT FOR TEST 2 only to timing critical nets or those with noise or slew violations, these runtimes are reasonable for practical applications.
C. Fixing Slew Problems
Finally, we considered the problem of using buffers to fix slew violations. In high-performance design, it is common for each gate to have a requirement for the maximum permissible slew rate on the input signal to the gate. Buffers can be used to fix such problems by repowering a degrading signal and sharpening the slew rate. Designers of the Test 3 chip identified 29 noncritical nets that had slew violations. We attempted to fix these violations using the routes provided by both SMT and BBB in conjunction with buffer insertion. The designers also specified several buffer bays; everywhere else was considered completely blocked. TEST 3 Of the 29 nets, five of them had pins nowhere near the designated buffer bays, so neither SMT nor BBB approach could find a solution. The results for the remaining 24 nets are shown in Table V . Of these 24 nets, BBB was able to successfully reroute and fix 17 of the nets while SMT was only able to fix seven nets. Of the seven nets for which BBB failed, BBB was able to improve the slew (but not quite fix it) for four nets while it did not insert any buffers for three of the nets. SMT was unable to insert buffers on 11 nets since they did not intersect buffer bays, but it was able to improve, but not fix, the slew on six of the nets. Overall, BBB showed that it is better suited for fixing slew violations than a routing algorithm that ignores blockage.
VII. CONCLUSION
We propose a new Steiner-tree routing problem for making nets more amenable to buffer insertion in the presence of blockage constraints. The formulation handles either a blockage or buffer bay floorplanning methodology. Our heuristic iteratively deletes and reroutes subpaths of an existing Steiner tree and can handle complex blockage maps. Several speedup techniques are incorporated so that the empirical runtimes are practical, despite a high theoretical time complexity. Experimental results show that our method achieves the objective of avoiding buffer blockages (or seeking buffer bays) and can provide significant improvements in terms of delay and slew when used in conjunction with an industrial buffer insertion tool.
